Power efficient design of real-time embedded systems based on programmable processors becomes more important as system functionality is increasingly realized through software. We address a power optimization method for real-time embedded applications on a variable speed processor. The method combines off-line and on-line components. The off-line component determines the lowest possible maximum processor speed while guaranteeing deadlines of all tasks. The on-line component dynamically varies the processor speed or bring a processor into a power-down mode to exploit execution time variations and idle intervals. Experimental results show that the proposed method obtains a significant power reduction across several kinds of applications.
INTRODUCTION
Recently, power consumption has been a critical design constraint in the design of digital systems due to widely used portable systems such as cellular phones and PDAs, which require low power consumption with high speed and complex functionality. The design of such systems often involves reprogrammable processors such as microprocessors, microcontrollers, and DSPs in the form of off-the-shelf components or cores. Furthermore, an increasing amount of system functionality tends to be realized through software, which is leveraged by the high performance of modern processors. As a consequence, reduction of the power consumption of processors is important for the power-efficient design of such systems.
Recognizing the need to reduce the power consumption of processors, a number of methods have been proposed at the hardware and software levels. The methods at the software level can be loosely classified into power-aware compilation techniques [1] [2] [3] and Operating System (OS) directed power management techniques. The importance of latter approach increases recently because OS is recognized to play a central role in power management of overall system components.
Broadly, there are two kinds of methods to reduce power consumption of processors in OS level. The first is to bring a processor into a powerdown mode, where only certain parts of the processor such as the clock generation and timer circuits are kept running. Another method is to use a variable speedprocessor (VSP), which can change its speed by varying the clock frequency along with the supply voltage when the required performance on the processor is lower than the maximum.
Reducing power consumption of processors is fundamentally equivalent to exploiting idle intervals of processors. Thus, we should first identify sources of idle intervals to efficiently reduce the power dissipated by processors. Our approach is strongly motivated by the fact that there are several kinds of sources for idle intervals in a schedule of a real-time task set. Especially in case of a priority-based preemptive scheduling, which is one of the most widely used scheduling methods for real-time systems, we identify three kinds of sources. The first one occurs when a system is not tightly designed for a given processor, meaning that there is room for design change or improvement; introducing some more tasks, replacing certain tasks with their version-ups, using other processors with lower performance, and so on. Even if the system is tightly-designed, there are still idle intervals in case of fixed-priority scheduling which are strongly dependent upon the relative values of the periods of the tasks comprising the system; the second source of idle intervals. The third one is from run-time variation of execution time of each task, that is, the execution time of each task in run-time is not constant due to datadependent computation, over-estimation of worstcase execution time, and so on. Each of these will be elaborated in more detail in Section 3.
To exploit these idle intervals for low-power, we propose a power optimization method for realtime embedded applications on a VSP with a power-down mode. The proposed method consists of two components: off-line component based on real-time analys of a task set that exploits the first source of idle intervals and on-line component based on priority-based real-time scheduling that exploits both the second and the third sources. Specifically, for a given real-time task set, we first compute the lowest possible maximum processor speed such that at least one of deadlines are violated if the processor is running below that speed. With the maximum speed of the VSP set to the computed value, we then dynamically varies the speed of the VSP or bring the VSP into a powerdown mode to exploit execution time variation of each task and idle intervals present in the schedule.
Note that all kinds of idle intervals can be exploited by on-line component only [4] . However, we show that combined off-line and on-line components bring about more power-saving. [8] and DSP systems [9] . Recently, the same mechanism was adapted to a microprocessor architecture [10, 11] . For example [11] reports a processor based on the ARM microprocessor core, where the operating voltage is set by a feedback loop which compares the current and target frequencies.
A scheduling method to reduce power consumption of a VSP was first proposed in [12] and was later extended in [13] . The A dynamic scheduling method, called Average Rate Heuristic (AVR), was also proposed in [14] with the same model as in the static version. Associated with each task is its average-rate requirement, which is defined by dividing its (2) . We assume that there is only one power-down mode available. The average power consumed by the processor when it is in power-down mode is 5% of the fully active mode and it takes 10 clock cycles to return from the power-down mode to the fully active mode. The processor model described above is only for the purpose of simulation which is to be presented in Section 4. Therefore, our method can be applied for other processor models, for example of a processor with only two speed levels [18] , though the result of power saving may be different.
In a typical real-time embedded application, there are many periodic tasks that share hardware resources. To ensure that each task satisfies its timing constraint, the execution of tasks should be coordinated in a controlled manner. This is often done via priority-based preemptive scheduling algorithm. There are two kinds of algorithms based on priority assignment: fixed-priority (or static-priority) algorithms such as rate-monotonic (RMS) [17] and deadline-monotonic (DMS) [19] and dynamicpriority algorithms such as earliest deadline first (EDF) [17] Figure 2b . It is noted that the task set scheduled in Figure 2b just meets its feasibility. For example, if 7-2 were to take a little longer to complete, 7" 3 would miss its deadline at time 100. Even though the system is tightly constructed, there are still idle intervals, as can be seen in Figure 2b . We compute r/using Eqs. In more specific, although constant execution time of WCET should be assumed in the method of the previous subsection, the execution time of each task in run-time is not constant due to data-dependent computation, over-estimation of WCET, and so on. To exploit these idle intervals, we propose a power-efficient version of priority-based real-time scheduling method, which we call ipps for brevity.
The basic mechanism of the proposed scheduling algorithm is based on the implementation model in [23, 24] . The Because most information about the tasks is available through the queues and lpps depends on this information, the proposed scheduler can be implemented with a slight modification of the conventional scheduler. Figure 3 shows the pseudo code of the lpps scheduling algorithm. The code lines between L5 and Lll (except L9 to be explained shortly) conform to the behavior of the conventional scheduler, lpps works when the run queue is empty (L12). This is further divided into two cases: one where all tasks have completed their executions in each of their periods and are waiting for their next arrival times while residing in the delay queue (L13) and the other where all tasks except the active task have completed their execution (L16). In the first case, we can bring the processor into a power-down mode because there are no tasks that need it. Furthermore, we know how long the processor will be idle because the task at the head of the delay queue is the first one that will require the processor (recall that the delay queue is ordered by the tasks' release times). This is the key ingredient of lpps. Thus, we set a timer to expire at the next release time of the task at the head of the delay queue and then put the processor into the power-down mode. Because, there is a delay overhead to wake up from the power-down mode, the timer actually should be set to expire earlier by that amount of delay (L14).
In the second case, we can control the speed of the processor because there is just one task (the active task) to execute and the processor will be available solely for that task until the minimum of the deadline of the active task and the release time of the task at the head of the delay queue. Figure 2b , that is, the same task set in Table I [25] . We also compare the result with that of [4] .
We collect four applications for experiments: an avionics task set [26] , an ins [24] , a flight_ control [27] , and a cnc machine controller [28] .
The first three examples are mission critical applications and the last one is a digital controller for a CNC machine, which is an automatic machining tool that is used to produce userdefined workpieces. For each task comprising an application, three timing parameters (Ti, Di, and Ci) are given. Because the statistics of the actual execution times of instances of the tasks are not available, it is assumed that the execution time of each instance of a task is drawn from a random Next, with the maximum speed of the VSP set to the corresponding value shown in Table II, each task set is simulated with lpps. The results are shown in Figure 5 , where lpps/l$ indicates that RMS is used for basic scheduling algorithm of lpps and lpps/EDF similarly for EDF. The vertical axis indicates average power reduction with each method compared to the conventional priority-based scheduling (see Fig. 2 ). Note that the power gain from off-line method is independent on the horizontal axis because worst-case scenario is assumed in that method. The power gain from on-line method increases as the BCET gets smaller (variation of execution time gets larger). This is because the chances both for dynamically varying the speed of the VSP and for bringing the VSP into a power-down mode increases as the variation of execution times increases. The largest gain is obtained in cnc. This can be understood from Table II because cnc can be operated in the lowest speed, meaning that its processor utilization in reference speed is the lowest. Compared to on-line method alone, we can obtain more power saving with combined off-line and on-line methods.
CONCLUSION
In this paper, we propose a power optimization method for a real-time embedded application on a variable speed processor. The method consists of two components. First, we determine the lowest possible processor speed such that the task set is feasible if the processor is running in that speed entirely, and will be infeasible if running in lower speed. Then, to exploit execution time variation and idle intervals, we relies on low-power prioritybased real-time scheduling, which dynamically varies the speed of the VSP or brings the processor into a power-down mode. Experimental results show that the proposed method obtains a significant power reduction across several applications.
